

Reprinted from

NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH

Section A

Nuclear Instruments and Methods in Physics Research A 395 (1997) 291–297

CMOS active pixel image sensors¹

Eric R. Fossum*

Photobit, 2529 Foothill Boulevard, La Crescenta, CA 91214, USA



CMOS active pixel image sensors¹

Eric R. Fossum*

Photobit, 2529 Foothill Boulevard, La Crescenta, CA 91214, USA

Abstract

CMOS active pixel sensors (APS) have performance competitive with CCD technology and offer advantages in on-chip functionality, system power reduction, cost and miniaturization. This paper briefly discusses recent advancements.

1. Introduction

Over the past five years, there has been a growing interest in CMOS image sensors. The major reason for this interest is customer demand for miniaturized, low-power, and cost-effective imaging systems. CMOS-based image sensors offer the potential opportunity to integrate a significant amount of VLSI electronics on-chip and reduce component and packaging costs. It is now straightforward to envision a single-chip camera that has integrated timing and control electronics, sensor array, signal processing electronics, analog-to-digital converter and full digital interface. Such a camera-on-a-chip will operate with standard logic supply voltages and consume power measured in the tens of milliwatts [1,2].

2. Historical background

The earliest MOS image sensors used a passive pixel structure [3] and the first MOS active pixel image sensor was described in 1968 [4]. The announcement of the CCD in 1970 shifted the emphasis of most image sensor R&D to CCDs. Significant advancement in CCD technology took place in the 1970s and the 1980s.

It is interesting to note that while CCDs predominated in visible imaging in the second-half of the 1980s, two related fields started to turn away from the use of CCDs. The first was hybrid infrared focal-plane arrays that

initially used CCDs as a read-out multiplexer. Due to limitations of CCDs, particularly in low-temperature operation and charge handling, CMOS read-out multiplexers were developed that allowed both increased functionality as well as performance compared to CCD multiplexers [5]. A second field was high-energy physics particle/photon vertex detectors. Many workers in this area also initially used CCDs for detection and read out of charge generated by particles and photons. However, the radiation sensitivity of CCDs and the increased functionality offered by CMOS has led to subsequent abandonment of CCD technology for this application.

In the early 1990s, two independently motivated efforts led to a resurgence in CMOS visible image sensor development. The first effort was to create highly functional single-chip imaging systems where low cost, not performance, was the driving factor. The second independent effort grew from NASA's need for highly miniaturized, low-power, instrument imaging systems for next-generation deep space exploration spacecraft. Such imaging systems are driven by performance, not cost. The convergence of the efforts has led to significant advances in CMOS image sensors and the development of the CMOS active pixel sensor (APS). It has performance competitive with CCDs with respect to read noise, dynamic range and responsivity but with vastly increased functionality, substantially lower system power (10–50 mW), and the potential for lower system cost.

Contributing to the recent activity in CMOS image sensors is the steady, exponential improvement in CMOS technology. The rate of minimum feature size decrease has outpaced similar improvements in CCD technology (see Fig. 1). Furthermore, sensor pixel size is limited by both optical physics and optics cost, making moot the CCDs inherent pixel size advantage for most applications. Recent progress in on-chip signal processing (and

*Tel: +1 818 248 4393; fax: +1 818 542 3559; e-mail: fossum@photobit.com.

¹A longer version of this paper will appear in IEEE Trans. Electron Devices, October 1997.




Fig. 1. The steadily increasing ratio between pixel size and minimum feature size permits the use of CMOS circuitry within each pixel.

off-chip DSP) has also reduced CMOS image sensor fixed pattern noise (FPN) to acceptable levels. In addition, the transition from analog imaging and display systems to digital cameras tethered to PCs permits digital FPN correction with negligible system impact.

3. Overall architecture

The overall architecture of a CMOS image sensor is shown in Fig. 2. The image sensor consists of an array of pixels that are typically selected a row at a time by row-select logic. This can be either a shift register or a decoder. The pixels are read out to vertical column busses that connect the selected row of pixels to a bank of analog signal processors (ASPs). These ASPs perform functions such as charge integration, gain, sample and hold, correlated-double-sampling and FPN suppression.

More advanced CMOS image sensors contain on-chip analog-to-digital converters (ADC). In Fig. 2, the ADCs are shown as column-parallel ADCs, i.e., each column of pixels has its own ADC. The digital output of the ADCs (or analog output of the ASPs) is selected for read out by column-select logic that can be either a shift register or decoder. A timing and control logic block is also integrated on-chip.

4. Pixel circuits

The CMOS APS trades pixel fill factor for improved performance compared to passive pixels using the in-pixel amplifier. Pixels are typically designed for a fill factor of 20–30%, similar to interline-transfer (ILT) CCDs. Loss in optical signal is more than compensated




Fig. 2. CMOS APS integrates timing and control, ADC and other circuitry on the same chip.

by reduction in read noise for a net increase in the signal-to-noise ratio and the dynamic range. Microlenses are commonly employed with low-fill factor ILT CCDs [6,7] and can recover the lost optical signal. The simple, polyimide microlense refracts incident radiation from the circuitry region of the pixel to the detector region. The microlense can improve optical fill factor by 3-fold so that the net optical aperture for the detector is 60–80%.

A. Photodiode-type APS

The photodiode-type (PD) APS was described by Noble in 1968 [4] and has been under investigation by Andoh at NHK in Japan since the late 1980s [8–10] in collaboration with Olympus, and later, Mitsubishi Electric. A diagram of the PD-APS is shown in Fig. 3.




Fig. 3. A photodiode-type active pixel sensor (APS). The voltage on the photodiode is buffered by a source follower to the column bus, selected by RS-row select. The photodiode is reset by transistor RST.

A high-performance PD-APS was demonstrated by JPL in 1995 in a 128×128 element array that had on-chip timing, control, correlated double sampling and fixed-pattern noise suppression circuitry [11]. The chip achieved 72 dB dynamic range with FPN less than 0.15% saturation. A 640×480 PD-APS with $5.6 \mu\text{m} \times 5.6 \mu\text{m}$ pixels and on-chip color filter arrays and microlenses was described by Toshiba in 1997 [12], and a 800×1000 element PD-APS was reported by VLSI Vision also in 1997 [13].

Photodiode-type APS pixels have high-quantum efficiency as there is no overlying polysilicon. The read noise is limited by the reset noise on the photodiode since correlated double sampling is not easily implementable without frame memory, and is thus typically 75–100 electrons rms. The photodiode-type APS uses three transistors per pixel and has a typical pixel pitch of $15 \times$ the minimum feature size (see Fig. 4). The photodiode APS is suitable for most mid-to-low-performance applications, and its performance improves for smaller pixel sizes since the reset noise scales as $C^{1/2}$, where C is the photodiode capacitance. A trade-off can be made in designed pixel fill-factor (photodiode area), dynamic range (full well) and conversion gain ($\mu\text{V}/e^-$). Lateral carrier collection permits high responsivity even for small fill-factor [14].

B. Photogate-type APS

The photogate APS was introduced by JPL in 1993 [15–17] for high-performance scientific imaging and low-light applications. The photogate APS combines CCD benefits and X – Y readout, and is shown schematically below in Fig. 5. Signal charge is integrated under a photogate. For read out, an output floating diffusion is




Fig. 4. Close-up of the $11.9 \mu\text{m}$ pixel photodiode-type active pixels used in the 1024×1024 array shown in Fig. 8.




Fig. 5. Photogate-type APS pixel schematic and potential wells. Transfer of charge and correlated double sampling permits low-noise operation.

reset and its resultant voltage measured by the source follower. The charge is then transferred to the output diffusion by pulsing the photogate. The new voltage is then sensed. The difference between the reset level and the signal level is the output of the sensor. This correlated double sampling suppresses reset noise, $1/f$ noise, and fixed-pattern noise due to threshold voltage variations.




Fig. 6. A JPL 256×256 element PG-APS with on-chip timing and control circuits (left-hand side) and analog signal chain including fixed pattern noise suppression (bottom).

The photogate and transfer gate ideally overlap using a double poly process. However, the insertion of a bridging diffusion between PG and TX has minimal effect on circuit performance and permits the use of single poly processes [18]. (Approximately $100 e^-$ of lag has been attributed to the bridging diffusion [19]). A 256×256 element CMOS APS with $20.4 \mu\text{m}$ pixels implemented using a $1.2 \mu\text{m}$ *n*-well process with on-chip timing and control logic with $13 e^-$ rms read noise was reported by JPL [20]. This sensor required only 5 V and clock to produce analog video output (see Fig. 6). Variable integration time and window of interest read out is commanded asynchronously. Arrays as large as 1024×1024 with $10 \mu\text{m}$ pixel pitch in a $0.5 \mu\text{m}$ process have been developed by a JPL/AT&T collaboration [21].

The photogate-type APS uses five transistors per pixel and has a pitch typically equal to $20 \times$ the minimum feature size. Thus, to achieve a $10 \mu\text{m}$ pixel pitch, a $0.5 \mu\text{m}$ process must be employed. A $0.25 \mu\text{m}$ process would permit a $5 \mu\text{m}$ pixel pitch. The floating diffusion capacitance is typically of the order of 10 fF yielding a conversion gain of $10\text{--}20 \mu\text{V}/e^-$. Subsequent circuit noise is of the order of $150\text{--}250 \mu\text{V}$ rms, resulting in a read-out noise of $10\text{--}20$ electrons rms, with the lowest noise reported to date of 5 electrons rms [14]. The advantage in read noise for the photogate pixel is offset by a reduction in quantum efficiency, particularly in the blue, due to overlying polysilicon.

5. Analog signal processing

On-chip analog signal processing can be used to improve the performance and functionality of the CMOS image sensor. A charge integration amplifier is used for passive pixel sensors and sample and hold circuits typically employed for active pixel sensors. JPL has developed a delta-difference sampling (DDS) approach to suppress FPN peak-to-peak to 0.15% of saturation level [11]. Other examples of signal processing demonstrated in CMOS image sensors include smoothing using neuron MOSFETs [22], motion detection [23], programmable amplification [24], multiresolution imaging [25], video compression [26], dynamic range enhancement [27], discrete cosine transform (DCT) [28], and intensity sorting [29]. Continued improvement in analog signal processing performance and functionality is expected. Other computational-type optical sensors have been demonstrated that use CMOS analog signal processing [30,31].

6. On-chip analog-to-digital converter (ADC)

CMOS image sensors with on-chip single-slope ADC have been reported [32-34] as has related work in on-chip ADCs for infrared focal-plane array read out [35-37]. There are many considerations for implementation of on-chip ADC [38,39]. The ADC can be implemented as a single-serial ADC (or several ADCs, e.g.



Fig. 7. Unprocessed image taken from a Photobit 256×256 element sensor with on-chip ADC operating at 30 fps. Note no blooming from light and lack of other artifacts.




Fig. 8. A JPL 1024 × 1024 photodiode-type CMOS APS with 1024 column-parallel single-slope ADCs for slow-scan scientific applications.

one per color) that operate at near video rates (10 Msamples/s). The ADC can also be implemented in-pixel [40–42] and operate at frame rates (e.g. 30 samples/s). We have been pursuing column-parallel ADCs where each (or almost each) column in the pixel array has its own ADC (see Fig. 7) so that each ADC operates at the row rate (e.g. 15 ksamples/s). In this architecture, single-slope ADCs work well for slow-scan applications (Fig. 8) but dissipate too much power for video-rates. Oversampled ADCs require significant chip area when implemented in column-parallel formats [43]. A successive approximation ADC has a good compromise of power, bit resolution, and chip area. On-chip ADC enables on-chip DSP for sensor control and compression preprocessing.

7. Future outlook

The future prospects for CMOS image sensors are bright. There has been rapid progress in realizing cost-effective pixel sizes (see Fig. 9). The effect of predictable trends in CMOS technology, based on the industry standard technology roadmap, were examined by Fossum and Wong of JPL/IBM [44,45]. To at least 0.25 μm minimum feature sizes, it appears that the standard CMOS process will permit the fabrication of high-performance CMOS image sensors.

Highly miniaturized imaging systems based on CMOS image sensor technology are emerging as a competitor to CCDs for low-cost visual communications and multimedia applications. The CMOS active pixel sensor (APS)




Fig. 9. Scaling trend in pixel size versus design rule. It is expected that pixel pitch must be between 5 and 10 μm to be competitive.

technology has demonstrated noise, quantum efficiency, and dynamic range performance comparable to CCDs with greatly increased functionality and much lower system power. CMOS image sensors with on-chip timing and control, and analog-to-digital conversion are enabling one-chip imaging systems with a full digital interface. Such a “camera-on-a-chip” may make image capture devices as ubiquitous in our daily lives as the microprocessor.

References

- [1] E.R. Fossum, CMOS image sensors: electronic camera on a chip, 1995 IEEE Internat. Electron Devices Meeting Tech. Dig., 1995, pp. 17–25.
- [2] B. Ackland, A. Dickinson, Camera on a chip, 1996 Int. Solid State Circuits Conf. Dig. of Tech. Papers, 1996, pp. 22–25.
- [3] R. Dyck, G. Weckler, IEEE Trans. Electron Devices ED-15(4) (1968) 196.
- [4] P. Noble, IEEE Trans. Electron Devices ED-15(4) (1968) 202.
- [5] For example, see Infrared Readout Electronics, Proc. SPIE, vol. 1684, 1992.
- [6] Y. Ishihara, K. Tanigaki, A high sensitivity IL-CCD image sensor with monolithic resin lens array, 1983 IEEE Internat. Electron Devices Meeting Tech. Dig., 1983, pp. 497–500.
- [7] Y. Sano, T. Nomura, H. Aoki, S. Terakawa, H. Kodama, T. Aoki, Y. Hiroshima, Submicron spaced lens array process technology for a high photosensitivity CCD image sensor, 1990 IEEE Internat. Electron Devices Meeting Tech. Dig., 1990, pp. 283–286.
- [8] F. Andoh, K. Taketoshi, J. Yamazaki, M. Sugawara, Y. Fujita, K. Mitani, Y. Matuzawa, K. Miyata, S. Araki, A 250,000 pixel image sensor with FET amplification at each pixel for high-speed television cameras, 1990 Int. Solid State Circuits Conference Dig. of Tech. Papers, 1990, pp. 212–213.

- [9] H. Kawashima, F. Andoh, N. Murata, K. Tanaka, M. Yamawaki, K. Taketoshi, A 1/4 inch format 250,000 pixel amplifier MOS image sensor using CMOS process, 1993 IEEE Int. Electron Devices Meeting Tech. Dig., 1993, pp. 575–578.
- [10] M. Sugawara, H. Kawashima, F. Andoh, N. Murata, Y. Fujita, M. Yamawaki, An amplified MOS imager suited for image processing, 1994 Int. Solid State Circuits Conf. Dig. of Tech. Papers, 1994, pp. 228–229.
- [11] R.H. Nixon, S.E. Kemeny, C.O. Staller, E.R. Fossum, 128 × 128 CMOS photodiode-type active pixel sensor with on-chip timing, control and signal chain electronics, Charge-Coupled Devices and Solid-State Optical Sensors V, Proc. SPIE, vol. 2415, 1995, 117–123.
- [12] E. Oba, K. Mabuchi, Y. Iida, N. Nakamura, H. Miura, A 1/4-inch 330k square pixel progressive scan CMOS active pixel image sensor, 1997 Internat. Solid State Circuits Conf. Dig. of Tech. Papers, San Francisco, CA, 1997, pp. 180–181.
- [13] P. Denyer, J.E. Hurwitz, D.J. Baxter, G. Townsend, 800 k-pixel CMOS sensor for consumer still cameras, Solid-State Sensor Arrays: Development and Applications, Proc. SPIE, vol. 3019, 1997, paper 12.
- [14] O. Yadid-Pecht, B. Pain, B. Mansoorian, E.R. Fossum, Optimization of active pixel sensor noise and responsivity for scientific applications, Solid-State Sensor Arrays: Development and Applications, Proc. SPIE, vol. 3019, 1997, paper 30, to appear.
- [15] S. Mendis, S. Kemeny, E.R. Fossum, A 128 × 128 CMOS active pixel image sensor for highly integrated systems, 1993 IEEE Internat. Electron Devices Meeting Tech. Dig., 1993, pp. 583–586.
- [16] S. Mendis, S.E. Kemeny, E.R. Fossum, IEEE Trans. Electron Devices ED-41(3) (1994) 452.
- [17] S.K. Mendis, S. E. Kemeny, R.C. Gee, B. Pain, Q. Kim, E.R. Fossum, IEEE J. Solid-State Circuits 32(2) (1997) 187–197.
- [18] S. Mendis, S.E. Kemeny, R. Gee, B. Pain, E.R. Fossum, Progress in CMOS active pixel image sensors, Charge-Coupled Devices and Solid State Optical Sensors IV, Proc. SPIE, vol. 2172, 1994, pp. 19–29.
- [19] E.R. Fossum, 1996, unpublished.
- [20] R.H. Nixon, S.E. Kemeny, B. Pain, C.O. Staller, E.R. Fossum, IEEE J. Solid-State Circuits 31(12) (1996) 2046.
- [21] A. Dickinson, S. Mendis, B. Ackland, D. Inglis, K. Azadet, P. Jones, E.R. Fossum, 1995, unpublished.
- [22] J. Nakamura, E.R. Fossum, Design of an image sensor using a neutron MOSFET with image smoothing capability, Charge-Coupled Devices and Solid State Optical Sensors IV, Proc. SPIE, vol. 2172, 1994, pp. 30–37.
- [23] A. Dickinson, B. Ackland, E.-S. Eid, D. Inglis, E.R. Fossum, A 256 × 256 CMOS active pixel image sensor with motion detection, 1995 Internat. Solid State Circuits Conf. Dig. of Tech. Papers, 1995, pp. 226–227.
- [24] Z. Zhou, S.E. Kemeny, B. Pain, R.C. Gee, E.R. Fossum, A CMOS active pixel sensor with amplification and reduced fixed pattern noise, 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, 1995.
- [25] S.E. Kemeny, B. Pain, R. Panicacci, L. Matthies, E.R. Fossum, CMOS active pixel sensor array with programmable multiresolution readout, 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, 1995.
- [26] K. Aizawa, H. Ohno, Y. Egi, T. Hamamoto, M. Hatori, J. Yamazaki, On sensor video compression, 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, 1995.
- [27] O. Yadid-Pecht, E.R. Fossum, NASA Tech. Briefs 21(1) (1997) 32.
- [28] S. Kawahito, M. Yoshida, M. Sasaki, K. Umehara, Y. Tadokara, K. Murata, S. Doushou, A. Matsuzawa, A compressed digital output CMOS image sensor with analog 2-D DCT processors and ADC quantizer, 1997 Internat. Solid State Circuits Conf. Dig. of Tech. Papers, 1997, pp. 184–185.
- [29] V. Brajovic, T. Kanade, New massively parallel technique for global operations in embedded imagers, 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, 1995.
- [30] J. Kramer, P. Sietz, H. Baltes, Sensors Actuators A 34 (1992) 21.
- [31] R. Miyagawa, T. Kanade, Integration-time based computational sensors, 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, 1995.
- [32] C. Jansson, O. Ingelhart, C. Svensson, R. Forchheimer, Analog Integrated Circuits Signal Process. 4 (1993) 37.
- [33] A. Dickinson, S. Mendis, D. Inglis, K. Azadet, E.R. Fossum, CMOS digital camera with parallel analog-to-digital conversion architecture, 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, 1995.
- [34] A. Dickinson, S. Mendis, D. Inglis, K. Azadet, E.R. Fossum, CMOS digital camera with parallel analog-to-digital conversion architecture, 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, 1995.
- [35] U. Ringh, C. Jansson, K. Liddiard, Readout concept employing novel on-chip 16 bit ADC for smart IR focal plane arrays, Infrared Readout Electronics III, Proc. SPIE, vol. 2745, 1996, pp. 99–109.
- [36] M. Dahlin et al., Development of high speed IR sensor chip technologies, Infrared Readout Electronics III, Proc. SPIE, vol. 2745, 1996, pp. 22–39.
- [37] Z. Zhou, B. Pain, R. Panicacci, B. Mansoorian, J. Nakamura, E. R. Fossum, On-focal-plane ADC: recent progress at JPL, Infrared Readout Electronics III, Proc. SPIE, vol. 2745, 1996, pp. 111–122.
- [38] B. Pain, E.R. Fossum, Approaches and analysis for on-focal-plane analog-to-digital conversion, Infrared Readout Electronics II, Proc. SPIE, vol. 2226, 1994, pp. 208–218.
- [39] G. Torelli, L. Gonzo, M. Gottardi, F. Maloberti, A. Sartori, A. Simoni, Analog to digital conversion architectures for intelligent optical sensor arrays, Advanced Focal Plane Arrays and Electronic Cameras, Proc. SPIE, vol. 2950, 1996, pp. 254–264.
- [40] W. Mandl, J. Kennedy, M. Chu, MOSAD IR focal plane per pixel A/D development, Infrared Readout Electronics III, Proc. SPIE, vol. 2745, 1996, pp. 90–98.
- [41] B. Fowler, A. Gamal, D. Yang, A CMOS area image sensor with pixel-level A/D conversion, 1994 Internat. Solid State Circuits Conf. Dig. of Tech. Papers, 1994, pp. 226–227.

- [42] B. Pain, E.R. Fossum, Design and operation of self-biased high-gain amplifier arrays for photon-counting sensors, *Infrared Readout Electronics III*, Proc. SPIE, vol. 2745, 1996, pp. 69–77.
- [43] S. Mendis, B. Pain, R. Nixon, E.R. Fossum, Design of a low-light-level image sensor with an on-chip sigma-delta analog-to-digital conversion, *Charge-Coupled Devices and Optical Sensors III*, Proc. SPIE, vol. 1900, 1993, pp. 31–39.
- [44] E.R. Fossum, P. Wong, Future prospects for CMOS active pixel sensors, 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, 1995.
- [45] P. Wong, IEEE Trans. Electron Devices ED-43(12) (1996) 2131.